Strong demand for wireless communication devices has motivated research directed toward monolithic integration of transceivers. The fundamental electronic component least compatible with silicon integrated circuits is the inductor, although a number of inductors are required to implement oscillators, filters and matching networks in cellular devices. Spiral inductors have been integrated into the silicon IC metallization sequence but have not paformed adequately due to coupling to the silicon which results in parasitic capacitance and loss. We have, for the first time, fabricated three dimensional coil inductors on silicon which have significantly lower capacitive coupling and loss and whch now exceed the requirements of potential applications. Quality factors of 30 at 1 GHZ have been measured in single turn devices and Q > 16 in 2 and 4 turn devices. The reduced Q for multiturn devices appears to be related to eddy currents in outer turns generated by magnetic fields from current in neighboring turns. Higher Q values significantly in excess of 30 are anticipated using modified coil designs.
lntroduction
Increasing detnands for wireless communications motivate a growing interest in low-cost, monolithic personal communication transceivers. High-performance RF inductors are the key components for implementing critical building blocks such as low-noise RF voltage-controlled oscillators (VCOs), low-loss impedance matching networks, passive filters, and inductive loads for power amplifiers. Critical parameters include inductance value, quality factor, and selfresonant frequency Many cellular communication systems such as AMPS and GSM operate around 1 GHz and require inductance values on the order of 5 nH, Q of at least 10, and a self-resonant frequency well in excess of the operating frequency. However, such high performance inductors are not available in current silicon IC tedmology. Therefore, the integration of these devices has become the key task for realizing monolithic wireless transceivers.
Conventional aluminum spiral inductors fhcated on standard silicon substrates achieve Q-factors around 3 at Monolithic Three-Dimensional Coil Inductor Figure I shows the schematic top and cross-sectional views of a 3-D four-turn coil inductor. The device consists of 5 um thick copper traces electroplated around an insulating core with a 650 um by 500 um cross-section. Hectroplated copper t r a m are 50 pm wide separated by 50 p m spaces. The silicon dioxide covering the silicon substrate is also 5 pm thick.. Compared to spiral inductors, this geometry minimizes the coil area which is in close proximity to the substrate and hence minimizes the eddy current loss, resulting in a maximized Q-factor and self-resonant frequency of the device. Copper is selected as the interconnect metal because of its low sheet resistance, critical for achieving a high Q-factor.
The skin depth at 1 GHz determines the optimal metal thickness of 5 um. The 50 um metal width represents a compromise between the interconnect resistance and capacitance to the substrate. A 50 um line spacing is used in this conservative design to avoid processing difliculties.
Alumina is used as the core material because of its negligible loss tangent at high frequencies IS], a key parameter to ensure a high Q-factor. The core width of 500 um is found experimentally to be the minimum that avoids tilting during attachment to the bottom copper traces. Its height is limited by the thickness of a commercially available alumina sheet.
A typical RF transceiver employs inductances on the orda of 5 nH. For the current fabrication, devices with one, two, and four turns are designed to achieve 5 nH, 8.5 nH, and 13.5 nH, respectively. Figure 2 illustrates the process flow. First, the wafers are passivated with 5 um or 10 urn low-temperature oxide (Fig.   2a) . Then the bottom traces of the inductors are fabricated.
Fabrication Process
For this purpose, a 500 A titanium and 3000 A copper seed layer are sputtered and then covered by an 8 M thick electroplated resist. The electroplating method is chosen because it can conformally deposit a thick resist on a complex surface such as an inductor core. The patterns of the bottom metal traces are transferred photolithographically (Fig. 2b ). This step is followed by selective electroplating of the 5 um copper traces. To prevent oxidation, the copper is passivated with two 1000 A layers of electrolytic nickel and gold (Fig.  2c) . Finally the photoresist and copperititanium seed layer are removed with a wet etch, leaving the bottom metal traces of the inductor on the substrate (Fig. 2d) . silicon dioxide The core of the inductor is formed from an alumma sheet.
The sheet is first covered with a 75 um thick electrically insulating thermoplastic adhesive film and then diced into 500 um wide strips. A 2% width accuracy has been achieved by using a thin diamond grit blade on a commercial dicing saw.
The strips are then centered on the bottom copper traces aod baked for 30 seconds at 170°C to cure the adhesive (Fig. 2) .
To fabricate the copper traces on the side and the top of the alumina core, the same process as was used to fabricate the bottom traces is used (Fig. 20 . However, the resist is exposed with a three-dxnensional maskless direct-write laser lithography tool [6] . After developing the laser exposed resist, 5 um thick copper traces are dectroplated at the sides and on the top of the alumina core. The completed inductor coil is illustrated in Fig. 2g . The self-resonant frequency observed in the S-parameter measurement is 10 GHz, including the parasitic capacitance of the probe pads. The self-resonant frequency of the inductor itself is significantly higher but numerical de-mbeddmg was not extended to high frequencies. Measurement results for this device are shown in Figure 8 with a peak Q over 18 at about 750 MHz. The observed selfresonant frequency was 4 GHz.
Discussion
The 3-D inductors fabricated in this work have the advantage that most of the metallization is removed from the vicinity of the silicon. Traces on the sides and top of the core have relatively small capacitance to the substrate and ths raises the self resonant frequency of the inductors to well above the important 1 to 3 GHz operating range.
penetrate the silicon substrate. In an approximate sense, only fieldloops generated by current flowing in the traces between the core and the substrate can penetrate the silicon, while fields from current flowing in traces on the top and sides of the core do not. Thus, much smaller eddy currents are generated in the silicon. Finally, the effect of eddy currents in the traces themselves must be considered. We believe that the significant reduction in Q value observed in the two-and four-turn inductors compared to the onetum inductor can be explained by eddy currents generated in one tmce by current flowing in a neighboring trace. In an infinite solenoid, the magnetic field at a given trace from a neighboring trace is canceled by the field generated by the neighbor on the opposite side. At the ends of a finite solenoid, however, this cancellation cannot owur and the non-zero magnetic field at the outer traces generates eddy currents. The trace of a single turn inductor has no neighboring traces (except under the core -see Figure 3 ).
Therefore, although additional turns increase inductance they also increase loss more than would be predicted simply from the increase trace length and the corresponding Ohmic loss. This line of reasoning leads to two conclusions which will be verified in future work: a 3/4 turn inductor (no traces under the core) should have Q significantly above 30 and devices with much higher turn counts will have diminished end effects and should have Q higher than 16.
thus allowing monolithic integration of active devices with high-Q inductors.
